

www.ti.com

SLVS021N-JANUARY 1988-REVISED AUGUST 2010

LOW-DROPOUT VOLTAGE REGULATORS

Check for Samples: TL750M SERIES

FEATURES

- Low Dropout Voltage, Less Than 0.6 V at 750 mA
- Low Quiescent Current
- 60-V Load-Dump Protection

- Overvoltage Protection
- Internal Thermal-Overload Protection
- Internal Overcurrent-Limiting Circuitry



(1) The common terminal is in electrical contact with the mounting base.

DESCRIPTION/ORDERING INFORMATION

The TL750M series devices are low-dropout positive voltage regulators specifically designed for battery-powered systems. The TL750M devices incorporate onboard overvoltage and current-limiting protection circuitry to protect the devices and the regulated system. The devices are fully protected against 60-V load-dump and reverse-battery conditions. Extremely low quiescent current, even during full-load conditions, makes the TL750M series ideal for standby power systems.

The TL750M offers 5-V, 8-V, 10-V, and 12-V options. The devices are characterized for operation over the virtual junction temperature range 0°C to 125°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TL750M SERIES



Ι



www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATIC	ON ⁽¹⁾
PACKAGE ⁽²⁾	

TJ	V _O TYP	PACKAGE	(2)	PART NUMBER	TOP-SIDE MARKING
		PowerFLEX [™] – KVU	Reel of 3000	TL750M05CKVUR	750M05C
	5 V	TO-220 – KCS	Tube of 50	TL750M05CKCS	TL750M05C
		TO-263 – KTT	Reel of 500	TL750M05CKTTR	TL750M05C
	8 V	TO-220 – KCS	Tube of 50	TL750M08CKCS	TL750M08C
0°C to 125°C	οv	PowerFLEX – KVU	Reel of 3000	TL750M08CKVUR	750M08C
	10 V	TO-220 – KCS	Tube of 50	TL750M10CKCS	TL750M10C
	10 V	PowerFLEX – KVU	Reel of 3000	TL750M10CKVUR	750M10C
	12 V	TO-220 – KCS	Tube of 50	TL750M12CKCS	TL750M12C
	12 V	PowerFLEX – KVU	Reel of 3000	TL750M12CKVUR	750M12C

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

FUNCTIONAL BLOCK DIAGRAM





www.ti.com

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over virtual junction temperature range (unless otherwise noted)

			MIN	MAX	UNIT
	Continuous input voltage			26	V
	Transient input voltage (see Figure 3)			60	V
	Continuous reverse input voltage			-15	V
	Transient reverse input voltage	t = 100 ms		-50	V
		KCS package		22	
θ_{JA}	Package thermal impedance ⁽²⁾ (3)	KTT package		25.3	°C/W
		KVU package		28	
TJ	Virtual-junction temperature range		0	150	°C
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Maximum power dissipation is a function of T_J(max), θ_{JA}, and T_A. The maximum allowable power dissipation at any allowable ambient temperature is P_D = (T_J(max) – T_A)/θ_{JA}. Operating at the absolute maximum T_J of 150°C can affect reliability. Due to variation in individual device electrical characteristics and thermal resistance, the built-in thermal-overload protection may be activated at power levels slightly above or below the rated dissipation.

(3) The package thermal impedance is calculated in accordance with JESD 51.

THERMAL INFORMATION

	THERMAL METRIC ⁽¹⁾⁽²⁾		TL750M		UNITS
		KCS (3 PINS)	KVU (3 PINS)	KTT (3 PINS)	UNITS
θ_{JA}	Junction-to-ambient thermal resistance	28.7	50.9	27.5	
θ_{JCtop}	Junction-to-case (top) thermal resistance	59.8	57.9	43.2	
θ_{JB}	Junction-to-board thermal resistance	0.5	34.8	17.3	°C/W
ΨJT	Junction-to-top characterization parameter	5.3	6	2.8	C/W
Ψјв	Junction-to-board characterization parameter	0.4	23.7	9.3	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	0.1	0.4	0.3	

For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.
For thermal estimates of this device based on PCB copper area, see the TI PCB Thermal Calculator.

RECOMMENDED OPERATING CONDITIONS

			MIN	MAX	UNIT
		TL750M05	6	26	
	Input voltage	TL750M08	9	26	N
VI		TL750M10	11	26	V
		TL750M12	13	26	
Io	Output current			750	mA
TJ	Operating virtual-junction temperature		0	125	°C



www.ti.com

TL750M05 ELECTRICAL CHARACTERISTICS⁽¹⁾

 $V_1 = 14 \text{ V}, I_0 = 300 \text{ mA}, T_1 = 25^{\circ}\text{C}$ (unless otherwise noted)

DADAMETED	TEST CONDITIONS	TL	TL750M05					
PARAMETER	TEST CONDITIONS	MIN	MIN TYP		UNIT			
		4.95	5	5.05	V			
Output voltage	$T_J = 0^{\circ}C$ to $125^{\circ}C$	4.9		5.1	v			
	V _I = 9 V to 16 V, I _O = 250 mA		10	25				
Input voltage regulation	$V_{I} = 6 V \text{ to } 26 V, I_{O} = 250 \text{ mA}$		12	50	mV			
Ripple rejection	V _I = 8 V to 18 V, f = 120 Hz	50	55		dB			
Output regulation voltage	I _O = 5 mA to 750 mA		20	50	mV			
Dropout voltogo	I _O = 500 mA			0.5	V			
Dropout voltage	I _O = 750 mA			0.6	v			
Output noise voltage	f = 10 Hz to 100 kHz		500		μV			
Diag ourrant	I _O = 750 mA		60	75	~ ^			
Bias current	I _O = 10 mA			5	mA			

(1) Pulse-testing techniques maintain the junction temperature as close to the ambient temperature as possible. Thermal effects must be taken into account separately. All characteristics are measured with a 0.1-μF capacitor across the input and a 10-μF tantalum capacitor on the output, with equivalent series resistance within the guidelines shown in Figure 1.

TL750M08 ELECTRICAL CHARACTERISTICS⁽¹⁾

 $V_I = 14 \text{ V}, I_O = 300 \text{ mA}, T_J = 25^{\circ}C \text{ (unless otherwise noted)}$

DADAMETED	TEST CONDITIONS	TL	TL750M08			
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
		7.92	8	8.08	V	
Output voltage	$T_J = 0^{\circ}C$ to 125°C	7.84		8.16	V	
	$V_{I} = 10 V$ to 17 V, $I_{O} = 250 mA$		12	40		
Input voltage regulation	V _I = 9 V to 26 V, I _O = 250 mA		15	68	mV	
Ripple rejection	V _I = 11 V to 21 V, f = 120 Hz	50	55		dB	
Output regulation voltage	I _O = 5 mA to 750 mA		24	80	mV	
Dranaut valtage	I _O = 500 mA			0.5	V	
Dropout voltage	I _O = 750 mA			0.6	V	
Output noise voltage	f = 10 Hz to 100 kHz		500		μV	
Diag ourrent	I _O = 750 mA		60	75	~ ^	
Bias current	I _O = 10 mA			5	mA	

(1) Pulse-testing techniques maintain the junction temperature as close to the ambient temperature as possible. Thermal effects must be taken into account separately. All characteristics are measured with a 0.1-μF capacitor across the input and a 10-μF tantalum capacitor on the output, with equivalent series resistance within the guidelines shown in Figure 1.



www.ti.com

TL750M10 ELECTRICAL CHARACTERISTICS⁽¹⁾

 $V_1 = 14 \text{ V}, I_0 = 300 \text{ mA}, T_1 = 25^{\circ}\text{C}$ (unless otherwise noted)

DADAMETED	TEST CONDITIONS	ті	TL750M10				
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
Output voltage		9.9	10	10.1	V		
Output voltage	$T_J = 0^{\circ}C$ to $125^{\circ}C$	9.8		10.2	v		
	$V_{I} = 12 V$ to 18 V, $I_{O} = 250 \text{ mA}$		15	43			
Input voltage regulation	$V_{I} = 11 V \text{ to } 26 V, I_{O} = 250 \text{ mA}$		20	75	mV		
Ripple rejection	V _I = 13 V to 23 V, f = 120 Hz	50	55		dB		
Output regulation voltage	I _O = 5 mA to 750 mA		30	100	mV		
Dranaut valtage	I _O = 500 mA			0.5	V		
Dropout voltage	I _O = 750 mA			0.6	v		
Output noise voltage	f = 10 Hz to 100 kHz		1000		μV		
Diag ourrent	I _O = 750 mA		60	75	~ ^		
Bias current	I _O = 10 mA			5	mA		

(1) Pulse-testing techniques maintain the junction temperature as close to the ambient temperature as possible. Thermal effects must be taken into account separately. All characteristics are measured with a 0.1-μF capacitor across the input and a 10-μF tantalum capacitor on the output, with equivalent series resistance within the guidelines shown in Figure 1.

TL750M12 ELECTRICAL CHARACTERISTICS⁽¹⁾

 $V_I = 14 \text{ V}, I_O = 300 \text{ mA}, T_J = 25^{\circ}\text{C}$ (unless otherwise noted)

DADAMETED	TEST CONDITIONS	TI	TL750M12			
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
		11.88	12	12.12	V	
Output voltage	$T_J = 0^{\circ}C$ to $125^{\circ}C$	11.76		12.24	v	
	$V_{I} = 14 V$ to 19 V, $I_{O} = 250 mA$		15	43		
Input voltage regulation	$V_{I} = 13 \text{ V to } 26 \text{ V}, I_{O} = 250 \text{ mA}$		20	78	mV	
Ripple rejection	V _I = 13 V to 23 V, f = 120 Hz	50	55		dB	
Output regulation voltage	I _O = 5 mA to 750 mA		30	120	mV	
Dranaut valtage	I _O = 500 mA			0.5	V	
Dropout voltage	I _O = 750 mA			0.6	v	
Output noise voltage	f = 10 Hz to 100 kHz		1000		μV	
Diag ourrent	I _O = 750 mA		60	75	~ ^	
Bias current	I _O = 10 mA			5	mA	

(1) Pulse-testing techniques maintain the junction temperature as close to the ambient temperature as possible. Thermal effects must be taken into account separately. All characteristics are measured with a 0.1-μF capacitor across the input and a 10-μF tantalum capacitor on the output, with equivalent series resistance within the guidelines shown in Figure 1.

www.ti.com

PARAMETER MEASUREMENT INFORMATION

The TL750Mxx is a low-dropout regulator. This means that the capacitance loading is important to the performance of the regulator because it is a vital part of the control loop. The capacitor value and the equivalent series resistance (ESR) both affect the control loop and must be defined for the load range and the temperature range. Figure 1 and Figure 2 can establish the capacitance value and ESR range for the best regulator performance.

Figure 1 shows the recommended range of ESR for a given load with a $10-\mu$ F capacitor on the output. This figure also shows a maximum ESR limit of 2 Ω and a load-dependent minimum ESR limit.

For applications with varying loads, the lightest load condition should be chosen because it is the worst case. Figure 2 shows the relationship of the reciprocal of ESR to the square root of the capacitance with a minimum capacitance limit of 10 μ F and a maximum ESR limit of 2 Ω . This figure establishes the amount that the minimum ESR limit shown in Figure 1 can be adjusted for different capacitor values.

For example, where the minimum load needed is 200 mA, Figure 1 suggests an ESR range of 0.8 Ω to 2 Ω for 10 μ F. Figure 2 shows that changing the capacitor from 10 μ F to 400 μ F can change the ESR minimum by greater than 3/0.5 (or 6). Therefore, the new minimum ESR value is 0.8/6 (or 0.13 Ω). This allows an ESR range of 0.13 Ω to 2 Ω , achieving an expanded ESR range by using a larger capacitor at the output. For better stability in low-current applications, a small resistance placed in series with the capacitor (see Table 1) is recommended, so that ESRs better approximate those shown in Figure 1 and Figure 2.

Table 1. Compensation for Increased Stability at Low Currents





www.ti.com

TYPICAL CHARACTERISTICS

Table 2. Table of Graphs

		FIGURE
Transient input voltage vs Time		3
Output voltage vs Input voltage		4
	I _O = 10 mA	5
Input current vs Input voltage	I _O = 100 mA	6
Dropout voltage vs Output current		7
Quiescent voltage vs Output current		8
Load transient response		9
Line transient response		10







www.ti.com









PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	(1)		J			(2)	(6)	(0)		(40)	
TL750M05CKCSE3	ACTIVE	TO-220	KCS	3	50	RoHS & Green	SN	N / A for Pkg Type	0 to 125	TL750M05C	Samples
TL750M05CKTTR	ACTIVE	DDPAK/ TO-263	КТТ	3	500	RoHS & Green	SN	Level-3-245C-168 HR	0 to 125	TL750M05C	Samples
TL750M05CKVURG3	ACTIVE	TO-252	KVU	3	2500	RoHS & Green	SN	Level-3-260C-168 HR	0 to 125	50M05C	Samples
TL750M08CKCSE3	ACTIVE	TO-220	KCS	3	50	RoHS & Green	SN	N / A for Pkg Type	0 to 125	TL750M08C	Samples
TL750M08CKVURG3	ACTIVE	TO-252	KVU	3	2500	RoHS & Green	SN	Level-3-260C-168 HR	0 to 125	50M08C	Samples
TL750M10CKCSE3	ACTIVE	TO-220	KCS	3	50	RoHS & Green	SN	N / A for Pkg Type	0 to 125	TL750M10C	Samples
TL750M10CKVURG3	ACTIVE	TO-252	KVU	3	2500	RoHS & Green	SN	Level-3-260C-168 HR	0 to 125	50M10C	Samples
TL750M12CKCSE3	ACTIVE	TO-220	KCS	3	50	RoHS & Green	SN	N / A for Pkg Type	0 to 125	TL750M12C	Samples
TL750M12CKVURG3	ACTIVE	TO-252	KVU	3	2500	RoHS & Green	SN	Level-3-260C-168 HR	0 to 125	50M12C	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

4-Feb-2021

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TL750M :

• Automotive: TL750M-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TL750M05CKTTR	DDPAK/ TO-263	КТТ	3	500	330.0	24.4	10.8	16.3	5.11	16.0	24.0	Q2
TL750M05CKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
TL750M08CKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
TL750M10CKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
TL750M12CKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2



www.ti.com

PACKAGE MATERIALS INFORMATION

5-Jan-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TL750M05CKTTR	DDPAK/TO-263	КТТ	3	500	340.0	340.0	38.0
TL750M05CKVURG3	TO-252	KVU	3	2500	340.0	340.0	38.0
TL750M08CKVURG3	TO-252	KVU	3	2500	340.0	340.0	38.0
TL750M10CKVURG3	TO-252	KVU	3	2500	340.0	340.0	38.0
TL750M12CKVURG3	TO-252	KVU	3	2500	340.0	340.0	38.0



www.ti.com

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
TL750M05CKCSE3	KCS	TO-220	3	50	532	34.1	700	9.6
TL750M08CKCSE3	KCS	TO-220	3	50	532	34.1	700	9.6
TL750M10CKCSE3	KCS	TO-220	3	50	532	34.1	700	9.6
TL750M12CKCSE3	KCS	TO-220	3	50	532	34.1	700	9.6

KVU 3

GENERIC PACKAGE VIEW

TO-252 - 2.52 mm max height TRANSISTOR OUTLINE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



4205521-2/E

KVU0003A



PACKAGE OUTLINE

TO-252 - 2.52 mm max height

TO-252



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Shape may vary per different assembly sites.
 Reference JEDEC registration TO-252.



KVU0003A

EXAMPLE BOARD LAYOUT

TO-252 - 2.52 mm max height

TO-252



NOTES: (continued)

5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002(www.ti.com/lit/slm002) and SLMA004 (www.ti.com/lit/slma004).

6. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.



KVU0003A

EXAMPLE STENCIL DESIGN

TO-252 - 2.52 mm max height

TO-252



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations. 8. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion. Mold flash or protrusion not to exceed 0.005 (0,13) per side.

⚠️ Falls within JEDEC TO−263 variation AA, except minimum lead thickness and minimum exposed pad length.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-SM-782 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
- F. This package is designed to be soldered to a thermal pad on the board. Refer to the Product Datasheet for specific thermal information, via requirements, and recommended thermal pad size. For thermal pad sizes larger than shown a solder mask defined pad is recommended in order to maintain the solderable pad geometry while increasing copper area.



KCS0003B



PACKAGE OUTLINE

TO-220 - 19.65 mm max height

TO-220



NOTES:

- 1. Dimensions are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC registration TO-220.



KCS0003B

EXAMPLE BOARD LAYOUT

TO-220 - 19.65 mm max height

TO-220





IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated